Using of Parallel Computing for the Quasi-static Analysis of Microstrip Filters Topology

Yuriy Sitsilitsin, Maryna Mishchenko, Nataliya Furmanova, Olexiy Farafonov

Abstract – An algorithm for calculation of multiconductor microstrip devices implemented on a substrate with slots in the ground plane using a quasistatic methods has been developed. Analysis of techniques for constructing a parallel algorithm for finding the inverse matrices for quasi-static calculation of microstrip filters was carried out.

Keywords – FORTRAN, Inverse matrix, Gauss-Jordan elimination method, Parallel computing, Microstrip passband filter.

I. INTRODUCTION

Schemes calculation of multiconductor microstrip devices is implemented in many modeling systems. At that simulation is performed in real time, because of what high demands of productivity software are made. In the issue using of parallel information technology modeling process can be significantly accelerated resulting expenditure of time and labor expenses for the microwave devices development will be reduced considerably.

II. CALCULATIONS AND MODELING

The purpose of this paper is time reduction of the quasi-static analysis of the microstrip filters topology. It is necessary to analyze quasi-static calculation algorithm to find a way to build parallel algorithm. In the general case, analysis should be performed the algorithm graph and the problem of the parallel algorithm mapping on a multiprocessor computer system architecture must be solved. The ability of the algorithm to parallelization potentially is related to one of two internal properties which are characterized as task parallelism and data parallelism. If the algorithm is based on task parallelism, the computational task is divided into several relatively independent subtasks [1]. If there are data parallelism properties in the algorithm, one operation can be performed simultaneously on all elements of the array data.

In this paper, an algorithm of the multiconductor microstrip devices calculation, using quasi-static methods has been developed. One of this algorithm items is the calculation of the microstrip lines impedances. These values in its turn determined on the Sitsilitsin Yuriy – Department of Information Tehnologes, Taurian State Agrotechnological University, Avenue B.

Khmelnitsky, 18, Melitopol, Zaporozhye. 72310, Ukraine. Mishchenko Maryna, Furmanova Nataliya, Farafonov

Aleksey– Department of Design and Production Technology of Radio Equipment, Zaporozhye National Technical University, Zhukovsky Str., 64, Zaporozhye, 69063, Ukraine.

E-mail: marina.mischenko@gmail.com, farafon@zntu.edu.ua, yurarud@gmail.com, n.furmanova@yandex.ru

basis capacitance matrices which were obtained by quasi-static analysis of the topology microstrip passband filter on hairpin resonators [2]. At the same almost linear order of the operations implementation on large data arrays has been observed in the algorithm. From this we can conclude that there is data parallelism in the algorithm. Parallel algorithm may be applied to the program section for the creation of a matrix of cells' coordinates and the initial coordinates of the analyzed regions, as well as to finding the matrix of coordinates of midpoints and widths cells.

However, application of a parallel algorithm is most effective when finding of the capacitance matrix which is amounted to finding the inverse matrix by Gauss-Jordan elimination method. In the developed algorithm this process takes 94% of the operation time of the program as a whole. The dimensionality of the square matrix in the calculations can be up to 5000x5000 cells and more. When calculating parallelization of the inverse matrix by Gauss-Jordan elimination method should be considered that common to all streams calculated coefficients are used at the each iteration. Therefore incorrect parallelization can lead to "data race" and consequently to the wrong end results.

III. CONCLUSION

Based on the performed analysis parallel algorithm of program operation for the quasi-static calculation of the multiconductor microstrip devices' topology has been developed. To evaluate the quality of the parallel algorithm acceleration performance and efficiency have been used [1]. Accelerations of the developed algorithm for an array 1000x1000 is 1.46, for an array 1500x1500 is 1.4, for an array 2000x2000 is 1.64.

References

- Gergel V.P. Fursov V.A. Lektsii po parallel'nym vychisleniyam. [Parallel Computing Lectures] – Samara. Samarskiy aerokosmicheskiy universitet, 2009, pp. 62-64. [in Russian]
- [2] Petrova, E.V., Furmanova N.I., Farafonov A.Y. Razrabotka uproshchonnogo algoritma proyektirovaniya mikropoloskovykh PPF na shpilechnykh rezonatorakh s otverstiyami v ekraniruyushchem sloye na osnove elektrodinamicheskogo analiza v programme Ansoft HFSS. [Simplified algorithm development of the microstrip design on hairpin resonators in shielding layer based on electrodynamical analysis in Ansoft HFSS Radíoelektroníka, software] / Informatika, *Upravlínnya.* – 2012. – № 1, pp. 14–18. [in Russian]